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Diagnosible Design Form may !>• described with reference to the
figure below. The basic configuration consists of a bank of latches
!
- call them registers - Rl which arejgated at time Tl. This Rl feeds
acyclic logic U (hence combinational logic) which is followed by a
bank of registers R2 gated at tine T2. Feedback is allowed from R2
to Rl. R2 In turn is followed by a section of acyclic logic L2, followed
by registers R3 gated at time T3 with feedback allowed from R3 to R2
i
or Rl. The difference T2 - Tl is chosen large enough so that all
i
changes in the acyclic logic have taken place fross ~l gating Rl before
T2 is activated etc. Thus all races'hazards are, by design, eliminated.
Our only remaining task is to show that the D-algorithm slightly
modified may be easily adapted to computing tests (a deterministic test)
i
for a given testable failure Fl. Ini the first place, it may be noted that
I
the obvious place to cut the feedback loops is from one bank of registers
i
to another, thus there is no complicated choice which must be made.
iiii
It was stated that it could be guaranteed that the D-algorithm
would compute a "deterministic" test for a given failure if one existed.
By deterministic is meant that the tests, in general of sequences of
I
input patterns, do not depend upon the signal in the feedback loops
(state variables) at the time of application of the tests. One would
i
have also to compute "D-sequences" and "singular cube sequences" for the
latches, a trivial one-shot computation, and make sure that only such tests
were used in the generation of a test.
The D-algorithra for the DOF will be termed DALGS.
Section 2. Heuristics for DALC
The computation for a "covering" ensenble for tests for very
large circuits (say the order of 10,000 devices) become significant.
The following two heuristics are offered with the purpose of reducing
the computation. The first step in the procedure to compute an ensemble
of tests to detect any failure of a given category in a logic design
is to select a failure out of this given category. The first heuristic
is a method for malting such a selection. The procedure starts as follows:
a failure for a primary input for the circuit is first chosen (we do
not have a criterion for selecting among the primary input failures).
One then uses the D-algorithm (or some variant or equivalent thereof)
to compute 'L test for this failure. One then uses TESTDETECT to ascertain
all failures detected by this test (in general a sequence of input patterns).
One would wish to maximize the number of failures detected by a given
test for this tends towards minimizing the total number of tests computed
and hence minimizing the total computation. Thinking of the D-algorithm
in terms of the D-chains developed in generating the tests, for a failure
originating in the primary input (a PDCF) this chain drives through the
entire logic and it can be shown that any line on this D-chain will be
tested in one mode or another by this particular test being generated:
for this choice the D-chain tends to be as large as possible since
it is generated for a prinary input. Next one selects some primary input
failure not yet tested if such exists, and repeats the same procedure.
If no such primary input failure untested by the tests computed to date
exists, one next selects a device fed by primary inputs and goes through
the same procedure etc., until an ensemble of tests has been computed which
covers all failures of the category agreed upon in advance.
• It is estimated that the number of tests required by this mode
of computation as opposed to the "counter strategy" of starting with
the primary output failures and proceeding backwards to the primary input
failures would be about 1 to 2.
The second strategy is a simple one which in complicated control
circuits might be extremely helpful. For some of these circuits a sequence
of reset input patterns is originally applied in order to render the
design into a known and desired £tate. The strategy followed is thus
to first apply the sequence of reset inputs which is known, and then to
derive the D-chain emanating from the failing device in the usual way:
this imposes a constraint on the development of the D-chain. It is
likely that the D-algorithm even with this constraint will compute a test
if it exists for the failure. Indeed it may be that it is necessary
to apply the reset input sequence before one is able to get a test; the
D-algorithm would not know this in advance and thus might take a great
deal of tine in generating the test if indeed it had enough computation
time so to do. It is expected that this short-cut will substantially
speed up computation tine. The exact algorithm would then be followed
by this and used only if the heuristic did not yield a test.
I
Section 3. Cyclic TESTDETECT I
In the computation of an ensemble of tests to detect any failure
of a given category in a logic design the procedure is usually as follows:
(1) select a failure from a given (category of failures and compute a
I
test for it (e.g. by the D-algorithn) (2) use a simulator to determine
i
all failures of the given category! which are detected by this test.
j
This procedure is continued until a te.st ensemble has been obtained
which detects all the prescribed failures (or one has reached a certain
i
aodicua of completeness or "coverage", say 85*).
|
The bulk of computation time is in the simulation, perhaps
by a ratio of at least 100 to 1. j
TESTDETECT was developed U| a~"l-pass" simulator to determine
all failures detected by a given test. It was designed originally for
acyclic (combinational) logic. It|had not been seen how to the generalize
I
TESTDETECT to the general cyclic circuit case. A study of the Diagnosible
i
Design Form, however, shows that i f ' the logic design is clocked by a
clock having at least two phases then it is rather simple to extend
I
TESTDETECT to cover DDF-logic.
In order to describe cyclic TESTDETECT we will first reviewi
how it works for acyclic logic. Assume that we have a test consisting
of a single wave of patterns applied to the primary inputs of the circuit.
First one computes the signal on each line (device) in the logic design.
Let us now look at the primary output. If a given output has a "0" assigned
to it for this input pattern, then clearly it is tested for stuck-at-1.
Likewise if it has a 1, then it is tested for stuck-at-0. Assume that
a given primary output is a 2-input OR with inputs 1 and 0 respectively.
It is clear that the line with input 1 is tested for stuck at 0 whereas
the input with value 0 will not be tested by this input pattern. We
proceed in this way from the primary outputs ascertaining whether or
not the line (device) is detected in its failure by this test, passing
through the entire circuit to the primary input. This is thus a 1-
pass-type of simulator. TESTDETECT for the acyclic case has been programed
in APL and run extensively. (Roth, Bouricius & Schneider, 1967)
TESTDETECT takes the order of n steps for a piece of logic having
n devices. A simulator requires n steps: for each failure one must
determine the signal on each line of the circuit: n failures multiplied
by n devices equals n .
Now we will outline the procedure for the case of the cyclic
circuit and use the figure 2 as an illustration. Initially we assume
that all lines have a signal which is unknown - let this condition by
represented by the symbol x. In th« case of cyclic logic the test
will in general be a sequence. Assune that we apply the first input
pattern to the primary inputs with all other lines being x. In general.
some lines will be determined immediately by this primary input pattern.
On the other hand there will be sone for which this is not the case,
for example, suppose that a given line is the output of an OR with two
inputs, one having the value x and other, the value 0. Figure 2 shows a
cyclic circuit (the registers required for DDF are omitted for simplicity).
Figure 3 shows cyclic TESTDETECT operating for the first input pattern
tl. Figure 4 shows it for the second t2.
The general procedure is as follows:
(1) The resulting signal 1 or 0, on each line if determined by tl
is computed; if not determined, it is assigned to value x. Clearly
the input pattern can test no line assigned x.
(2) One then reasons backwards from the primary Output lines (here
only line 10): if the test pattern causes a signal a, a - 0 or 1, on the
PO line, then clearly this line is tested for the failure stuck-at-a.
(3) Having determined failure detection for the PO lines, we next
examine the lines 1 feeding PO blocks (lines). If the PO block is an
OR or NOR then t is tested only if the signals on all other inputs to the
block is 0; if an AND or a NAND, then all other lines feeding the block
oust be 1. If such a line is testable then it is tested for T if t induces
* signal a on 1.
(4) This procedure is pushed level by level. If a line fans out to
more than one block then one must, as with acyclic TESTDETECT, proceed
forward from the line to the point(s) of reconvergence. Nevertheless
the process is very rapid.
(5) Having made the determination for the signals 1, 0 or x which
the first input pattern causes, plus the ensemble of failures detected
by tl, one similarly applies the second input pattern t2 to determine,
together with the signals established on the feedback loops by tl, the
signals induced on the lines, together with as above, the failure detected
by t2-preceeded-by-tl.
(6) One continues similarly through the entire given sequence of test
patterns, tl, t2,..., to determine all failures detected by this test.
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